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ABSTRACT
Recent studies have demonstrated that near-data processing
(NDP) is an effective technique for improving performance
and energy efficiency of data-intensive workloads. However,
leveraging NDP in realistic systems with multiple memory
modules introduces a new challenge. In today’s systems,
where no computation occurs in memory modules, the physi-
cal address space is interleaved at a fine granularity among all
memory modules to help improve the utilization of processor-
memory interfaces by distributing the memory traffic. How-
ever, this is at odds with efficient use of NDP, which requires
careful placement of data in memory modules such that near-
data computations and their exclusively used data can be
localized in individual memory modules, while distributing
shared data among memory modules to reduce hotspots. In
order to address this new challenge, we propose a set of tech-
niques that (1) enable collections of OS pages to either be
fine-grain interleaved among memory modules (as is done
today) or to be placed contiguously on individual memory
modules (as is desirable for NDP private data), and (2) de-
cide whether to localize or distribute each memory object
based on its anticipated access pattern and steer computations
to the memory where the data they access is located. Our
evaluations across a wide range of workloads show that the
proposed mechanism improves performance by 31% and re-
duces 38% remote data accesses over a baseline system that
cannot exploit computate-data affinity characteristics.
1 Introduction
Recent studies have demonstrated that near-data processing
(NDP) is an effective technique to improve performance and
energy efficiency of data-intensive workloads [4, 5, 6, 11, 18,
26, 38, 39]. However, leveraging NDP in realistic systems
with multiple memory modules (e.g., DIMMs or 3D-stacked
memories) introduces a new challenge. In today’s systems,
where no computation occurs in memory modules, the physi-
cal address space is interleaved at a fine granularity among all
memory modules to help improve the utilization of processor-
memory interfaces by distributing the memory traffic. How-
ever, this is at odds with efficient use of NDP, which requires
careful placement of data in memory modules such that near-
data computations and the data they exclusively use can be
localized in individual memory modules, while distributing
shared data among memory modules to reduce memory band-
width contention.
Figure 1 (a) shows a high-level diagram of an NDP system
with multiple memory stacks. The system consists of the host
processor and multiple 3D memory stacks, where each of
which has one or more processing units on its logic layer.
Memory stacks are connected with the processor-centric
topology proposed by Kim et al. [20], constituting the entire
memory address space; they are used as main memory for all
processing units in the system, including the host processor
and processing units in memory stacks. While processing
units in memory stacks can transparently access data in any
memory stack, accesses to data in other memory stacks use
the low bandwidth off-chip links and traverse the intercon-
nect, incurring higher latency and leading to lower system
performance and energy efficiency. On the other hand, a local
data access, which occurs when a processing unit accesses
data in its local memory stack, utilizes high memory band-
width within the memory stack, incurring lower latency and
leading to higher system performance and energy efficiency.
Therefore, it is critical to minimize remote data accesses for
the efficient use of NDP.
Figure 1 (b) and (c) demonstrate the need for the distribu-
tion of data across memory stacks to increase the bandwidth
utilization of processor-memory interfaces when computation
is performed in the host processor. Figure 1 (d) - (g) demon-
strate the need for more careful placement of computations
and data when computation is performed in the processing
units near memory. Figure 1 (d) and (e) present two cases of
NDP-agnostic computations and data placements. In Figure 1
(d), computations and the data they exclusively use are placed
in different memory stacks, causing all the remote memory
traffics among memory stacks. In Figure 1 (e), shared data
is localized in one memory stack, increasing memory band-
width contention in that memory stack. Figure 1 (f) and (g)
present the ideal cases of NDP-aware computations and data
placements. In Figure 1 (f), computations and their private
data are placed in the same memory stacks, eliminating all
the remote data accesses and leading to better use of NDP.
In Figure 1(g), shared data is spread across memory stacks,
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Figure 1: (a) Overview of a near-data processing system with multiple memory stacks. (b) A localization of data in
one memory stack that limits memory bandwidth utilization for host computation. (c) A distribution of data across
memory stacks that increases memory bandwidth utilization for host computation. (d) An NDP-agnostic placement of
computations and their exclusively used data that increases remote data accesses. (e) Localization of shared data in one
memory stack that increases memory bandwidth contention. (f) An NDP-aware placement of computations and their
exclusively used data that eliminates remote data accesses. (g) Distribution of shared data acorss memory stacks that
reduces memory bandwidth contention.
reducing memory bandwidth contention in the first memory
stack and leading to performance improvement.
Our goal in this paper is to realize such an NDP-aware
placement of computation and data with very low overhead,
while not sacrificing the host processor performance; Near-
data computations and the data they exclusively use should
be localized in individual memory stacks for efficient use
of NDP, whereas shared data and data accessed by the host
processor should be spread across memory stacks to reduce
memory bandwidth hotspots and to maximize bandwidth uti-
lization. Unfortunately, there are two key challenges that
need to be solved to achieve this goal: (1) how to selectively
localize data in a system with multiple memory stacks where
address space is finely interleaved (data is spread across mul-
tiple memory stacks by default), and (2) how to identify the
data that favors localization and how to co-locate computa-
tions with the data they exclusively use?
(1) To solve the first challenge, we propose a lightweight
hardware mechanism that supports dual-mode address map-
ping at a page granularity, so that a page can be spread across
memory stacks or localized to a single memory stack. The key
idea is to use different sets of address mapping bits for each
memory page depending on its anticipated access pattern,
allowing the two sets of mappings to co-exist; low order bits
are used to distribute a page across memory stacks, whereas
high order bits are used to place (or localize) an entire page
in a single memory stack. The granularity information for
each memory page is stored in the page table entry (PTE) and
translation lookaside buffer (TLB) entry. At the time a virtual
address is translated into a physical address and the memory
request is sent, our mechanism uses the appropriate address
mapping depending on the granularity information. Admit-
tedly, the concept of changing address mapping to change
data layout or to increase memory-level parallelism is not
new [13, 40]. However, our proposed mechanism is differ-
ent from previous proposals in that it enables coexistence of
pages with different address mappings while not requiring
large-scale page migrations.
(2) Identifying exclusively accessed data and co-locating
computations that use that data is particularly difficult for
GPU systems for two reasons. First, data structures are usu-
ally allocated (and often initialized) by the host processor
(CPU) before kernel invocation and used by all threads in the
kernel later. Which thread accesses which (and which part of)
data structures is not determined at the time data structures
are allocated. Second, and more importantly, thread-blocks1
can be scheduled to any core in GPU systems. Considering
the efficacy of an NDP system depends on the co-location of
thread-blocks and the data they exclusively use; this nondeter-
ministic aspect of GPU execution models hinders the efficient
use of NDP. For these reasons, we target a GPU-based NDP
system. The applicability of our mechanism to other core
types is discussed later.
To solve the second challenge in such a GPU-based NDP
system, we make two key observations. First, the amount
of data used by one thread-block is often determined by the
number of threads in a thread-block and the amount of data
each thread accesses. The latter can be estimated by either
compile-time analyses (for input-independent access patterns)
or profiler-assisted techniques (for input-dependent access
1We use the term thread-block to refer to work-group in OpenCL
and block in CUDA.
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patterns). Although the number of threads in a thread-block
is often input-dependent, it is determined before kernel invo-
cation (specifically, even before data structures are allocated).
Both combined, we come to a conclusion that the amount of
data used by one thread-block can be estimated. Second, we
observe that a slight restriction on the thread-block scheduling
policy based on the affinity between thread-blocks and com-
pute resources (memory stacks) in a heterogeneous system in
terms of memory access latencies enables the efficient use of
NDP despite the potential compute resource sub-utilization
or load imbalance. We base our observation on the fact that
the number of threads and thread-blocks is typically much
greater than the number of cores in GPU systems. Based on
these observations, we propose a software/hardware coopera-
tive solution that (1) utilizes a compiler- and profiler-based
technique to analyze the access pattern for each memory
object and determine how each memory object should be
layered across memory stacks, and (2) uses an affinity-based
scheduling algorithm to steer thread-blocks to the memory
stack where the data they access is located.
Our paper makes the following contributions. First, we
propose a lightweight hardware mechanism that supports
dual-mode address mapping at a page granularity, such that
a page can be spread across memory stacks or localized to
a single memory stack. This enables pages with different
address mappings to coexist in the same memory space. Sec-
ond, we propose a software/hardware cooperative solution
that utilizes a compiler-based and profiler-assisted technique
to decide whether to localize or distribute each memory ob-
ject based on its anticipated access pattern. This mechanism
steers computations to the memory where data they exclu-
sively access is located, thereby achieving efficient use of
NDP. Third, we evaluate our proposed mechanism with a
wide range of data-intensive workloads and show that it im-
proves performance by 31% and reduces 38% of remote data
accesses over a baseline system that does not have dual-mode
address mapping nor an affinity-based computation and data
co-placement mechanism.
2 Background
2.1 Baseline Architecture
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Other	
memory	
stacks
MemCtrl
Bank
HBM Channel
MemCtrl
Bank
HBM Channel
MemCtrl
Bank
HBM Channel
SM SM SM SM
Crossbar	Network
Figure 2: Overview of an NDP memory stack
Figure 2 shows a conceptual diagram of an example GPU-
based NDP memory stack. Although our mechanism does
not rely on any particular memory organization, we choose
high bandwidth memory (HBM) as our baseline [3]. HBM
is composed of multiple memory channels and uses a wide-
lane bus interface to achieve high memory bandwidth and
low power dissipation. Each memory stack has one or more
streaming multiprocessors (SMs) on its logic layer and high-
speed off-chip links for remote data accesses - to/from other
memory stacks and the host processor - and a crossbar net-
work that connects SMs and HBM. We assume SMs in the
memory stack are equipped with a hardware TLB and mem-
ory management units (MMUs) that access page tables and
are capable of performing virtual address translation.
2.2 Programming Model
We use the widely adopted GPU programming model as our
programming model. The host processor launches GPU ker-
nels, and the runtime system partitions and distributes thread-
blocks across all the SMs in the system. Each HBM has
multiple (four in our evaluation) SMs, so up to the number of
SMs × the number of thread-blocks per SM are concurrently
executed in each memory stack.
2.3 Networks
There are three kinds of networks in our system: (1) a net-
work among the host processor and memory stacks (denoted
as Host in Figure 1), (2) a network among memory stacks
(denoted as Remote in Figure 1), and (3) a network that con-
nects SMs in a memory stack to their local memory (denoted
as Local in Figure 1). To provide an efficient execution for
legacy (non-NDP-aware) applications, it is logical to ded-
icate most of the network resources available in a system
for the host processor and memory stack connections. For
this reason, we assume that the Remote network has much
less bandwidth than the Host network. The order of memory
bandwidth among the three types of networks is as follows:
Local > Host > Remote.
2.4 Address Interleaving
To increase memory-level parallelism, or to reduce chan-
nel/rank/bank conflicts, fine-grain interleaving is typically
used in modern memory systems by striping small chunks
of the physical address space (often the size of a few cache
lines) across different banks, ranks and channels. In a system
with multiple memory stacks, a page can be striped across
multiple stacks with fine-grain interleaving, or the entire page
can be allocated in a single memory stack with coarse-grain
interleaving. Complex address decoding schemes have been
studied before [32, 40]; however, for brevity, we assume a
simple address mapping scheme. We discuss the applicability
of our mechanism in systems with complex address mapping
schemes in Section 7.1.
3 Motivation
Figure 3 shows distribution of memory pages according to
the number of thread-blocks that access each memory page
for various data-intensive workloads from publicly available
GPU benchmark suites [10, 27, 37]. It is observed that for
some workloads, such as BFS, DC, PR, SSSP, BC, GC, and NW,
most pages are accessed by only one or two thread-blocks.
In traditional systems, where no computation occurs in mem-
ory, distributing pages irrespective of which and how many
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Figure 3: Distribution of memory pages according to the
number of thread-blocks that access each page
thread-blocks access them helps improve the utilization of
processor-memory interfaces by distributing the memory traf-
fic. However, when computation is performed near mem-
ory (as is enabled by NDP), distributing such pages across
memory stacks incurs lots of remote traffics. Therefore it is
imperative to place such pages (exclusively used data) and the
thread-blocks (computations) that access them in individual
memory stacks for efficient use of NDP. In contrast, in the
case of HS3D and HS, most pages are accessed by almost all
thread-blocks. Even in the presence of NDP, it is better to
distribute such pages (shared data) across memory stacks to
reduce memory bandwidth contention.
From this, we make two observations. First, some pages
are accessed exclusively by a few thread-blocks, while other
pages are accessed, or shared, by many thread-blocks. The ex-
clusively used pages should be placed in individual memory
stacks with the thread-blocks that access them to eliminate
remote data accesses, and the shared pages should be dis-
tributed across memory stacks to reduce memory bandwidth
contention. Second, each application has different distribu-
tion of exclusive and shared pages. For example, most pages
in BFS are exclusively used, so the memory system should
be capable of localizing all of them. On the other hand, most
pages in HS are shared, so the memory system should also
be capable of distributing all of them. These observations
motivate the need for a mechanism that can allocate localized
pages versus distributed pages flexibly based on an applica-
tion’s needs.
4 Mechanism
In this section, we describe our mechanisms to enable co-
location of computations and data in a system with multiple
NDP memory stacks. Section 4.1 provides an overview of a
non-NDP-aware distribution of computations and data, and
demonstrates how an NDP-aware mechanism can improve
it. Section 4.2 describes a hardware mechanism that sup-
ports dual-mode address mapping at a page granularity that
either distributes a page across memory stacks or localizes the
page to a single memory stack. Section 4.3 describes a soft-
ware/hardware cooperative solution that utilizes a compiler-
based and profiler-assisted technique to decide whether to
localize or distribute each memory object based on its antic-
ipated access pattern and an affinity-based scheduling algo-
rithm that realizes steering of thread-blocks to the memory
stack where the data they access is located.
4.1 Overview
Figure 4 (a) shows how a non-NDP-aware mechanism places
thread-blocks and memory pages across multiple memory
stacks. In this example, there are four memory stacks in the
system, each with two SMs in the logic layer. Five 4KB
memory pages (A, B, C, D, E) are allocated and they are
distributed across all memory stacks at 256B granularity.
Each 256B chunk is color-coded depending on which thread-
block accesses it. For instance, A0, A1, A2 and A3 are
accessed by TB0 and TB4, and A4, A5, A6 and A7 are
accessed by TB1 and TB5. Note that page B is accessed only
by TB0 and TB4, and page C is accessed only by TB1 and
TB5. Accesses from TB0 to A0, B0, B4, B8 and B12 are
efficient since thread-block and data are located in the same
memory stack, while those to the rest (A1, A2, A3, B1, B2,
B3, B5, . . . , B15) are not.
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Figure 4: (a) shows an example non-NDP-aware distribu-
tion of thread-blocks (denoted as TB) and pages (denoted
as A, B, C, D and E) across memory stacks. (b) demon-
strates how an NDP-aware mechanism can do better.
Figure 4 (b) demonstrates how an NDP-aware mechanism
can place the thread-blocks and memory pages for efficient
use of NDP. Page B, C, D and E are allocated in different
memory stacks and the thread-blocks that access each page
exclusively are placed in the corresponding memory stacks.
With this co-location of thread-blocks (computations) and the
data they exclusively use, all the accesses to the page B from
TB0 and TB4, those to the page C from TB1 and TB5, etc,
are efficient, exploiting the large internal memory bandwidth.
Note that page A is still distributed across memory stacks
since it is accessed by all thread-blocks (shared).
4.2 Dual-mode Address Mapping
Hardware Support. We propose to use different sets of bits
for address mapping for each memory page depending on
the anticipated access patterns, allowing the two sets of map-
pings to co-exist. The default (fine-grain) address mapping
distributes a page across memory stacks (as is done today),
and the alternative (coarse-grain) address mapping allocates
(or localizes) an entire page in a single memory stack (as is
desirable for NDP exclusive data). We refer to the distributed
page as FGP and the localized page as CGP. FGP is bet-
ter suited for the data that is shared among SMs in multiple
memory stacks or accessed primarily by the host processor.
On the other hand, CGP is better suited for the data that is
exclusively accessed by the SMs in one memory stack. Note
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that once hardware provides the ability to map an entire page
to one memory stack (as is enabled by our selective use of
coarse-grain address mapping), an NDP-aware operating sys-
tem (OS) could allocate arbitrarily large objects within one
memory stack by mapping all the virtual pages of that object
to the physical pages (CGPs) in the memory stack.
MUX
Virtual	address
TLB
Granularity	bit
Base	PPN	[47:14] PPN	[13:12] offset	[9:0]offset	[11:10]
VPN Page	offset
CGP?
Stack	ID
Physical	address
Figure 5: Hardware for a dual-mode address mapping
PTEs, TLB entries and cache lines are extended to indicate
the granularity information, fine-grain or coarse-grain, for
each page, as shown in Figure 5. The granularity bit in a
PTE is set by the OS when the CGP is allocated, and the
granularity bit in a cache line is set when the cache line is
allocated. When the granularity bit is set, indicating CGP, the
lowest bits from the PPN (Physical Page Number) are used to
index memory stack, whereas the highest bits from the page
offset are used for the FGP. For example, in a system with
four memory stacks, when a cache line is evicted from the last
level cache, a write-back request is sent to the memory stack
indexed by either the bits [13:12] when the granularity bit
is set (for the CGP) or the bits [11:10] when the granularity
bit is not set (for the FGP). Be assured that we only change
the mapping of the physical address to memory stacks and
not the physical address itself. Thus, cache is accessed with
the original physical address, irrespective of the granularity
information, and our mechanism does not have any impact on
the cache coherence protocol or virtual address translation.
System Software Support. The OS should be aware of
the dual-mode address mapping (1) to indicate the granularity
information in the PTEs and TLB entries, and (2) for page
management, such as free page management or page replace-
ment. It is important to note that it requires a set of adjacent
FGPs to allocate a CGP (technically, a set of CGPs are allo-
cated together). Consider a system where an FGP spans N
consecutive memory stacks, occupying a contiguous block of
M bytes in each memory stack. In that system, a CGP occu-
pies N×M contiguous bytes within a single memory stack.
Therefore, a single CGP occupies the space that would have
been utilized by N different FGPs within one memory stack
(but does not utilize any of the space those N FGPs would
have occupied in other memory stacks). As a result, each
block of N contiguous pages must uniformly be configured
as FGP or CGP to avoid data layout conflicts. However, dif-
ferent blocks of N pages may be independently configured as
FGP or CGP based on application or OS requirements.
For example, when FGP 0 in Figure 6 (a), consisting of
block 0, 1, 2 and 3, is converted to a CGP, there are conflicts
with block 4, 8 and 12 from the three subsequent FGPs (each
from FGP 1, FGP 2 and FGP 3, respectively). Therefore,
those four FGPs must be converted to CGPs together, as
shown in Figure 6 (b). We use the term page-group to refer
to such a set of pages that must be converted together. Hence,
the OS should decide between FGP and CGP at a page-group
granularity and can switch between FGP and CGP only when
all the pages in the page-group are free.
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(a) Fine-grain Page Layout
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(b) Coarse-grain Page Layout
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Figure 6: Conceptual diagram of page-group. The num-
ber indicates a memory block address and the blocks of
the same color belong to the same OS page.
4.3 Compute-Data Co-location Algorithm
In traditional GPUs, thread-blocks can be scheduled in any
order, as they are supposed to run concurrently. The num-
ber of thread-blocks that can be run together in one SM is
determined by thread-block resource constraints. Normally,
the thread-blocks are scheduled in order and as soon as one
thread-block retires, the next thread-block is scheduled to
any available SM. However, to benefit from careful data
placement, as is enabled by our dual-mode address mapping
mechanism, thread-blocks and the data they access must be
co-located in the same memory stack. To steer thread-blocks
and the data they access to the same memory stack, we set an
affinity between thread-blocks and memory stacks.
4.3.1 Affinity-based Work Scheduling Algorithm
We compute which memory stack each thread-block has affin-
ity to using the following equation.
(1)a f f inity =
(
block_id
Nblocks_per_stack
)
mod Nstacks
block_id is flattened for multi-dimensional data based
on row-major ordering, i.e., blockIdx.y × blockDim.x +
blockIdx.x. Nblocks_per_stack is the number of thread-blocks
that can run concurrently in one memory stack. For example,
if one memory stack has four SMs and each of which can
run six thread-blocks, Nblocks_per_stack is 24. When N is the
number of memory stacks and T is the total number of thread-
blocks, T/N thread-blocks have the same affinity. With the
affinity information, whenever an SM is available, instead of
assigning any unscheduled thread-block to it, the scheduler
picks one that has affinity to that memory stack.2 This may
2This scheduling algorithm is conceptually similar to the guided
scheduling policy in OpenMP, where programmer specifies chunk
size (the number of loop iterations that one thread executes).
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potentially lead to load imbalance compared to the baseline
of assigning any available thread-block to any SM in the sys-
tem. However, the number of thread-blocks typically being
much greater than the number of memory stacks reduces the
likelihood of load imbalance.
The hardware and runtime system must be extended to
support this modified scheduling scheme. The scheduling
algorithm could be optimized further to select thread-blocks
from other stacks when a memory stack does not have any
work left to do, similar to the work-stealing algorithm, for
the potential work imbalance that can occur when there are
large differences among the amount of work across thread-
blocks. However, in our 20 evaluated benchmarks, only one
suffered performance degradation due to the affinity-based
scheduling algorithm. Therefore, we did not implement the
work-stealing optimization.
4.3.2 Data Placement Algorithm
While dual-mode address mapping enables the ability to lo-
calize an entire page in a single memory stack, the question
of how to identify the exclusively accessed or shared pages
remains. This identification is particularly difficult for GPU
systems because data structures are allocated by the host pro-
cessor before the kernel invocation and used by all threads
in the kernel later.3 For example, Figure 7 (a) shows the
host code that allocates data structures (line 3-4) and ini-
tializes them (line 5). In the kernel, shown in Figure 7 (b),
each thread accesses nfeatures elements (line 4) from (pid
× nfeatures)-th element of feature_flipped_d array
(line 5). Since the amount of data each thread (and thread-
block) accesses is unknown at the time data structure is allo-
cated, it is not trivial to partition (or place) data appropriately.
 1 	int	npoints	=	P;	int	nfeatures	=	F;
 2  size_t	size	=	npoints	*	nfeatures	*	sizeof(float);
 3  cudaMalloc((void**)	&feature_flipped_d,	size);
 4  cudaMalloc((void**)	&feature_d,	size);
 5  cudaMemcpy(feature_flipped_d,	…,	cudaMemcpyHostToDevice);
 6  kernel<<<num_blocks,	num_threads>>>(
										feature_flipped_d,feature_d,npoints,nfeatures);
 1  __global__	void	kernel(float	*in,	float	*out,	int	npoints,	int	nfeatures)	{
 2  		int	pid	=	blockDim.x	*	blockIdx.x	+	threadIdx.x;	
	3  		if	(pid	<	npoints)	{
	4  				for	(int	i	=	0;	i	<	nfeatures;	i++)
	5  						out[i*npoints+pid]	=	in[pid*nfeatures+i];
	6  		}
	7  }
(a) Host code that allocates data structures
(b) CUDA kernel
Figure 7: Code snippet from K-means Clustering. (a)
shows the host code. (b) shows the kernel code.
To realize an NDP-aware data placement, we propose a
compiler- and/or profiler-based technique that identifies the
amount of data used by one thread-block for each data struc-
ture and decides which address mapping is desirable for the
data structure (technically, for the pages in which the data
3We only target global data structures, which are used by the threads
in the system since local data structures are easily identifiable with
specific keywords.
structure is allocated). It is based on the following four obser-
vations. First, the amount of data used by one thread-block is
often determined by the number of threads in a thread-block
and the size of data structure that each thread accesses. Sec-
ond, compile-time (symbolic) analysis can be used to detect
if there exists a regular access pattern for a data structure.
Third, profiler-assisted techniques can be used to estimate
input-dependent accesses (more on this is explained later).
Fourth, although the number of threads in a thread-block is
often input-dependent, it is determined before a kernel invo-
cation (generally, even before data structures are allocated).
Based on these observations, we implemented the compile-
time analysis on LLVM infrastructure. We extended the Func-
tionPass, which enables traversing all the kernel functions at
compile time, and performed the symbolic analysis. For all
the memory accesses inside the kernel function, we analyzed
the “GetElementPtrInst” LLVM instruction, which performs
the index computation. Based on the index expression and
the types of variables it uses, we examine if there exists
a runtime-constant stride between two consecutive thread-
blocks.4 If such a stride is found, we insert instructions in the
host code to compute the stride distance between two con-
secutive thread-blocks at runtime. We use profiler-assisted
techniques for the case where the access pattern is input-
dependent and only when the input is not changed frequently
(e.g., graph computing workloads). Note that the profiler
performs a similar examination as the compile-time analysis.
Also our mechanism use FGP for irregularly accessed data,
shared data or parameter objects, as they are accessed by
many thread-blocks.
Where the data should be located can also be computed, as
the affinity-based work scheduling algorithm already deter-
mines where the computation will be performed. For exam-
ple, if one thread-block accesses the first B bytes of a memory
object and N consecutive thread-blocks will be scheduled to
the SMs in a memory stack, the mapping algorithm allocates
contiguous chunks of B×N bytes on each memory stack.
The equations to compute chunk_size and stack_id are as
follows:
(2)chunk_size = min(4KB,B × Nblocks_per_stack)
stack_id =
(
virtual_addr − ob j_start_addr
chunk_size
)
mod Nstacks
(3)
Please note that the chunk_size is upper-bounded by 4KB
since an arbitrary number of pages can be allocated in a
single memory stack for any large object with hardware sup-
port to map an entire page to a single memory stack with
CGP. ob j_start_addr is the starting virtual address of an
object. When the chunk_size is not a multiple of physi-
cal page size, we round up to the next multiple of pages.
The resulting misaligned pages will be shared by SMs from
two consecutive memory stacks, but this is still better than
un-aligned distribution of data across all memory stacks.
4In the examination, we check if expression uses only the 1) kernel-
invocation-constants, such as parameters, block/grid dimensions or
global constants, which are determined before kernel invocation and
remain constant throughout the kernel execution, 2) thread index,
thread-block index and/or loop index (for local loops in the kernel).
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Commonly, Nblocks_per_stack is moderately big since multiple
thread-blocks can run concurrently on an SM, which often
results in a big chunk_size (greater or close to 4KB). Note
that programs often use more than one data structure. Our
proposed mechanism support multiple data structures since
we compute the chunk_size for each data structure using its
own B size based on the structure’s access pattern.
We demonstrate how our data placement algorithm works
with Figure 7, a code snippet from K-means Clustering. The
size of each data element can be identified (and computed)
at compile-time, and the first element and the number of
consecutive elements that each thread accesses can also be
analyzed with our compile-time analysis routine. In this
example, each thread accesses nfeatures consecutive el-
ements from (pid × nfeatures)-th element, as shown
in lines 4 and 5 of Figure 7 (b). Since each thread-block
has blockDim.x threads, blockDim.x × nfeatures ×
sizeof(float) is the B value. This means that the first
thread-block accesses B bytes from the starting address of
the array (in) and the second thread-block accesses next B
bytes. Note that the number of thread-blocks and threads per
thread-block are determined before the kernel invocation.
When a cudaMalloc function is called, our extended run-
time system uses this information and the B information to
compute the chunk_size using Eq (2) for the corresponding
data structure and decides whether it should be allocated with
the FGP or CGP. If a data structure is accessed by multiple
kernels, the information of the first kernel that accesses it is
used to compute the number of thread-blocks per memory
stack. Accesses to 3-D data structures are often more com-
plicated than those to 1-D or 2-D data structures, for which
the index is typically computed with both blockDim.x and
blockDim.y. In this paper, we focus on 2-D data structure
and leave the extension to support the 3-D data structures and
more complex data structures for the future work.
5 Evaluation Methodology
5.1 Hardware Configurations
Table 1: Evaluated system
HOST (x86)
8 of 4 GHz 4-wide out-of-order cores
256-entry ROB, 32 KB private L1
512 KB private L2, 4 MB shared L3
Core 4 of 2 GHz SMs for each stack
Cache 32 KB L1 per SM, 8-way, 4-cycle1 MB L2 per stack, 16-way, 10-cycle
Network
Point-to-point network 
256GB/s Internal bandwidth
128GB/s Host-Memory bandwidth 
16GB/s Remote bandwidth
NDP
Memory 4 of 8 GB HBM stacks; HBM 2.0
We evaluate our mechanism using SST [35] with Mac-
Sim [36], a cycle-level microarchitecture simulator. Low-
level DRAM timing constraints are faithfully simulated using
DRAMSim2 [36], which was modified to model the HBM 2.0
specification [3]. Our default system configuration comprises
the host processor and four HBM-based memory stacks,
where each memory stack consists of four SMs and 8GB
HBM memory. More details on the simulated system config-
uration are provided in Table 1. We use 128-byte interleaving
and 4KB interleaving to form the FGR and CGR, respectively.
Each channel is modeled to provide 32 GB/s of peak memory
bandwidth; therefore 256 GB/s of total internal memory band-
width is exploitable by the SMs in the logic layer. We assume
128 GB/s of aggregate memory bandwidth is available for
the Host network. We model a Remote network to provide
16 GB/s of memory bandwidth. We also perform detailed
sensitivity studies, where we vary the bandwidth of Local,
Host and Remote network.
5.2 Benchmarks
We use 20 benchmarks from GraphBIG [27], Rodinia [10],
and Parboil [37]. We classify a benchmark as being block-
exclusive if almost all pages (> 90%) are accessed by only
one thread-block, core-exclusive if almost all pages (> 90%)
are accessed by one memory stack (i.e., multiple SMs in
the same memory stack), block-majority if the majority of
pages (> 60%) are accessed by only one thread-block, core-
majority if the majority of pages (> 60%) are accessed by one
memory stack, and sharing if most of the pages are accessed
by more than one memory stack. Table 2 summarizes the
benchmarks and the category they belong to.
6 Evaluation Results
6.1 Performance
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Figure 8: Speedup of CODA over FGP-Only, CGP-Only,
and an idealized first-touch-based allocation scheme
(CGP-Only + FTA)
Figure 8 shows the performance improvement of CODA
for the benchmarks described in Table 2. FGP-Only rep-
resents the baseline where every page is distributed across
memory stacks at 128-byte fine-grain interleaving granularity,
and CGP-Only represents the case where consecutive 4KB
pages are allocated in consecutive memory stacks in a cir-
cular order; this represents affinity-unaware data placement
even when coarse-grain data allocation is available. CGP-
Only+FTA (First-Touch-based Allocation)5 represents the
case where each page is allocated to the memory stack that
first touches the page. Even though this is not a practical
5Here, first-touch-based allocation scheme places each physical
page on the memory stack that first accessed it. We ignore the
accesses by the host processor for the purpose for determining the
first access since all the pages are initially allocated by the host
processor before the kernel invocation.
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Table 2: Benchmark categories
Category Benchmarks Description
Block 
Exclusive
BFS (Breadth-First Search), DC (Degree Centrality), PR (PageRank), SSSP (Single-
Source Shortest Path), BC (Betweenness Centrality), GC (Graph Coloring), NW 
(Needleman-Wunsch)
Almost all pages (> 90%) are accessed 
by only one thread-block
Core 
Exclusive
KM (K-means Clustring), CFD-M (CFD Solver),  NN (k-Nearest Neighbors), GM 
(Gaussian Elimination), SPMV (Sparse-Matrix Dense-Vector Multiplication) , SAD 
(Sum of Absolute Differences), MM (Dense Matrix-Matrix Multiply)
Almost all pages (>90%) are accessed 
by only one memory stack (i.e., the 
SMs in the same memory stack)
Block 
Majority CC (Connected Component)
Majority of pages are accessed by only 
one thread-block
Core 
Majority MG (MUMmerGPU), DWT (Discrete Wavelet Transform)
Majority of pages are accessed by only 
one memory stack
Sharing TC (Triangle Count), HS3D (Hotspot3D), HS (Hybrid Sort) Most of the pages are accessed by more than one memory stack
implementation due to the lack of first-touch information
at the time data is allocated (and often initialized) by the
host processor, this can be a good indicator of the potential
effectiveness of coarse-grain allocation for each benchmark.6
Our evaluation results show that CODA outperforms both
FGP-Only and CGP-Only by 31%. CODA even outperforms
CGP-Only+FTA for most benchmarks. Allocating an entire
page in the memory stack that exclusively accesses it if the
page is exclusively accessed by one memory stack brings a
substantial reduction in remote data accesses and increase in
local data accesses. This variation in remote and local data
accesses directly leads to the performance improvement, as
remote data accesses are limited by the low bandwidth of
the off-chip links, whereas local data accesses exploit the
large internal memory bandwidth. Perhaps more importantly,
such bandwidth discrepancy becomes even more pronounced
as the interconnection network becomes overwhelmed with
more remote data accesses. Though lower bandwidth of the
off-chip links does not necessarily mean longer memory ac-
cess latency, when coupled with the off-chip communication
overheads such as queuing delays and/or external transfer
time, average memory access latency can be significantly
affected by the number of remote data accesses as well.
Our mechanism achieves 1.56x and 1.13x average perfor-
mance improvements over the baseline for block-exclusive
and core-exclusive benchmarks, respectively. This is par-
ticularly effective in graph algorithms with large numbers
of neighbor accesses (e.g., BFS, DC, PR, and SSSP), which
are difficult to handle efficiently without an NDP-aware data
allocation. Even for the sharing benchmarks in which most
pages are accessed by many SMs, our mechanism can local-
ize accesses whenever possible and achieves 1.29x average
performance improvements over the baseline.
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Figure 9: Comparison of local and remote data accesses
between FGP-Only and our mechanism (CODA)
6.2 Local vs Remote Access
Figure 9 shows distribution of memory accesses, local versus
remote, for the baseline and how it varies with our mechanism.
Our mechanism significantly reduces remote data accesses
for all the evaluated benchmarks but one, GE. A substantial
reduction in remote data accesses and an increase in local
data accesses contribute to the performance improvement for
the following reasons. First, local data accesses can utilize the
large internal memory bandwidth, while remote data accesses
are limited by the lower memory bandwidth of the off-chip
links. Second, for the remote data accesses, a great amount of
time could be spent on waiting for network due to the off-chip
communication. This can be incurred as a result of limited
network bandwidth, but can be exacerbated further due to
the artifacts of the off-chip communication, such as queuing
delays, routing delays, etc. Our mechanism significantly
reduces remote data accesses, enabling the utilization of large
internal memory bandwidth and also mitigating the effect of
interconnection network congestion by placing data objects
in the same memory stack in which the computation is to be
performed.
Our mechanism is especially effective for the block-exclu-
6One simple way to implement first-touch-based allocation is to mi-
grate pages upon first access. We observed that this migration-based
first-touch allocation is not very effective (not shown, 7% speedup,
as opposed to 19% speedup of CGP-Only+FTA) mainly due to small
number of reuses of memory pages after migrations (due to burst
and clustered access patterns); that is, the migration overhead is not
mitigated. This makes a case for better data allocation rather than
reactive data movement.
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sive and core-exclusive benchmarks. On average, 47% and
34% remote data accesses are reduced, respectively. Even
for the sharing benchmarks, by identifying the pages that are
accessed by a few thread-blocks or SMs and allocating them
where the computation is to be performed, our mechanism
reduces 32% remote data accesses.
6.3 Sensitivity to Bandwidth
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Figure 10: Speedup with different remote bandwidth
among memory stacks.
Even for highly provisioned systems with unrealistically
large Remote bandwidth and low remote memory access la-
tency, co-location of thread-blocks and the data they access
improves performance, as shown in Figure 10. This is be-
cause even in such systems, remote memory accesses cannot
be completely free from all resource conflicts. Careful data
placement, as is enabled by our mechanism, can significantly
reduce the possibility of such conflicts and therefore can
contribute to the performance improvement.
Even when a system has 256 GB/s of aggregated Remote
bandwidth, our mechanism improves performance by 8%
(up to 23%). It should be noticed that as the gap between
Local bandwidth and Remote bandwidth increases (Remote
bandwidth is decreased while Local bandwidth remains the
same), our mechanism provides more benefit by reducing
remote data accesses and opening up more opportunity to
exploit large internal memory bandwidth, thereby mitigat-
ing the performance penalty of the off-chip communication
(performance improvement goes up to 15.2% and 37.4%,
respectively).
6.4 Sensitivity to Graph Properties
In graph computing, the number of vertices and their neigh-
bors that each thread-block accesses depends highly on graph
properties. To examine the impact of the graph properties
on our proposed mechanism, we differentiate the properties
that can be estimated at the time the graph is preprocessed7
from those that cannot be estimated. Basic graph properties
such as the number of vertices and edges can be obtained at
the time the graph is preprocessed. These, combined with
the number of threads per thread-block, which is determined
based on the resource constraints of the underlying hardware,
can be used to estimate the average number of edges that each
thread-block accesses (µ) before a kernel invocation and the
7The term preprocessing generally implies a heavy-weight operation
such as a clever partitioning to reduce communication. In this
study, however, we only extract basic properties of a graph without
scanning through the entire graph.
standard deviation (σ ) of it. The coefficient of variation of a
graph, which can be estimated as σ/µ, is a good indicator of
how regular a graph is: graphs with a smaller coefficient of
variation is regular. Therefore, the granularity at which the
graph should be distributed, or the block stride distance, can
be determined.
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Figure 11: PageRank performance with different graphs
Figure 11 compares the performance of FGP-Only and
CODA, using the PageRank workload. The evaluation is
based on four real-world graphs, which have 59K to 9M ver-
tices. Graphs are sorted based on their regularity: graphs with
a smaller coefficient of variation appear toward the left side of
the figure. The coefficient of variation of each graph are also
depicted. We confirm that the effectiveness of our mechanism
depends highly on graph properties. Regular graphs benefit
more from our mechanism (55%) than irregular graphs (5%)
since the estimation accuracy depends only on the proper-
ties that can be estimated at the time graph is preprocessed.
Notably, CODA does not degrade performance in any case
since it detects the data objects that are exclusively accessed
by one memory stack and localizes them with CGP, while
distributing other data objects with FGP, as in the case of
FGP-Only.
6.5 Multiprogrammed Workloads
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Figure 12: Performance of multiple applications
To further analyze the impact of having hardware that pro-
vides the ability to map an entire page to a single memory
stack using CGP, we evaluate our CGP-Only configuration
with four mixes of multiprogrammed workloads. Each bench-
mark is chosen randomly from each category to construct a
multiprogrammed workload. Figure 12 compares the perfor-
mance of CGP-Only with that of FGP-Only, showing that the
CGP-Only outperforms the FGP-Only for all the workloads.
With FGP-Only hardware, every memory page is distributed
across all memory stacks, which results in a significant num-
ber of remote data accesses from all applications. With hard-
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ware that can map an entire page to a single memory stack,
as enabled by our mechanism, however, memory pages that
an application accesses can be allocated to the memory stack
where the application is executed, and hence, all the accesses
can exploit the large internal memory bandwidth within the
memory stack. This is an important contribution since it is
infeasible or difficult to reduce remote data accesses in the
presence of multiple workloads running in a system.
6.6 Impact of Interleaving Granularity
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Figure 13: Performance impact of interleaving granular-
ity on the host processor
So far we have demonstrated the necessity of the coarse-
grain interleaving (technically, selective use of CGP and FGP)
for the efficient use of NDP. One might consider using just
coarse-grain interleaving in a system with multiple NDP
memory stacks. However, in this section we present the
performance of FGP-Only and CGP-Only for the host side
execution (assuming the same overall computational capa-
bility as the all NDP stacks) to demonstrate the necessity of
the fine-grain interleaving as well. When an application is
run on the host processor, it is desirable that the memory
objects it accesses are distributed across multiple memory
stacks to achieve maximum memory bandwidth utilization by
distributing concurrent accesses across all available memory
interfaces. Figure 13 shows the performance of the host pro-
cessor with memories interleaved at different granularities.
FGP-Only and CGP-Only indicate the use of fine-grained
interleaved memory and coarse-grained interleaved memory,
respectively. Our evaluation results show that FGP-Only
outperforms the CGP-Only by 1.48x due to better memory
bandwidth utilization.
6.7 Impact of Affinity-based Scheduling
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Figure 14: Performance impact of an affinity-based work
scheduling mechanism
Thread-blocks cannot be scheduled to any SM with our
affinity-based work scheduling mechanism. In this section,
we evaluate the performance impact of the affinity-based
work scheduling mechanism. Figure 14 compares the per-
formance of the affinity-based work scheduling mechanism
(FGP-Only + Affinity-based Work Schedule) and that of the
baseline (FGP-Only). All our evaluated benchmarks are vir-
tually unaffected by the restricted scheduling mechanism, as
expected, except for one benchmark, SAD. The reason why the
performance of SAD is degraded by the affinity-based work
scheduling is that the number of thread-blocks is small (61)
compared to the number of memory stacks and available SMs
(16). Maintaining load balancing across all available compute
resources might be more crucial than carefully co-locating
thread-blocks and the data they access, when compute re-
source bounds the overall performance. This problem can be
alleviated with resource-monitoring-based schemes.
7 Discussions
7.1 Complex Address Mapping
So far we have assumed a simple address mapping scheme
for ease of explanation. Modern processors, however, use
more complex address mapping schemes such as XORing
multiple bits (not necessarily consecutive) for channel se-
lection [32]. In this section, we discuss the applicability of
our dual-mode address mapping mechanism in such systems.
Note that computation and data co-location algorithm pre-
sented in Section 4.3 is orthogonal to the address mapping
scheme used in the underlying system. Although the detailed
address mapping scheme differs for different architectures,
the mappings can be classified into those that use the channel-
selection bits exclusively (i.e., they are not used as part of the
row- or column-selection), and those that do not (i.e., at least
one bit from the channel-selection bits is used as part of the
row- or column-selection). Our dual-mode address mapping
mechanism can be easily extended to support a system with
the former class of mappings, where channel-selection bits
are used exclusively, by swapping the channel-selection bits
with other higher order bits after XOR operation. However,
it is not trivial to support a system with the latter class of
mappings, where channel-selection bits are not exclusively
used. One way might be to identify which bits are used exclu-
sively for the channel-selection and which bits are not, and
then carefully swapping the channel-selection bits with those
that are not used for channel-selection. This requires further
investigation and is a part of our future work.
7.2 Large Page and Memory Management
Large pages have been used to mitigate address translation
overheads by reducing the number of PTEs to maintain and
increasing TLB hit rates. However, it comes at a cost, such
as an increase in fragmentation and memory footprint. In this
section, we discuss the applicability of our dual-mode address
mapping mechanism for the large pages. Again, computation
and data co-location algorithm presented in Section 4.3 is
orthogonal to the page size. First, our dual-mode address
mapping can be easily extended for the large pages. For
2MB pages, for example, address bits [22:21] can be used
(instead of address bits [13:12] in the case of 4KB page) to
index memory stacks to allocate the entire page in a single
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memory stack. However, the key challenge in supporting
large page is not about choosing which bits to use for stack
selection but about dealing with fragmentation issues. Al-
though our mechanism may complicate page management
and potentially increase fragmentation issues, we believe that
if page-groups are small (e.g., 4 or 8 pages), this is likely
to not be significantly more complicated than normal page
management. Also, the memory manager can be modified
to deal with page-groups for most operations (e.g., flushing
out to disk) for better memory management. This requires
further exploration and is a part of our future work.
7.3 PTE Extension
Our proposed mechanism requires a modification to the PTE
format. X86 ISA reserves 3 bits [11:9] for future usage [2],
so we can use one of the bits to indicate the granularity
information. When a system employs large pages, extra bits
are available in the PTE, which gives more freedom to modify
PTE contents.
7.4 NUMA or NUCA Systems
In this section, we discuss the difference and uniqueness
of our system from the conventional NUMA (Non-Uniform
Memory Architectures) [9] or NUCA (Non-Uniform Cache
Access) [17] systems. First, in NUMA systems, memory poli-
cies such as node-local or interleave can be specified and (rel-
atively) easily controlled. For example, the first-touch based
page allocation has already been used in NUMA systems.
On the contrary, the first-touch based page allocation cannot
be used in our system due to the lack of first-touch informa-
tion (recall that data structures are generally allocated and
initialized by the host processor before the kernel invocation).
Even if the first-touch information was available, a memory
page could not be allocated in a single memory stack without
hardware support for the localization. Moreover, since multi-
ple memory stacks behave like NUMA for GPUs in memory
stacks but behave like UMA (Uniform Memory Architecture)
for the host processor, we need a mechanism to accommodate
the needs of two different computing units. Second, NUCA
systems (e.g., R-NUCA [17]) rely on data migration after an
access pattern is identified. The migration overhead is much
smaller in NUCA systems than in our system because the
former migrates data within a single device (i.e., a tiled L2
cache architecture), whereas the latter migrates data across
multiple devices connected via low-bandwidth, high-latency
interconnect links.
7.5 Other NDP Systems
The dual-mode address mapping mechanism works irrespec-
tive of the type of processing units: CPU, GPU, etc. Only the
chunk size detection algorithm (in Section 4.3) needs to be ad-
justed depending on the programming model. Our proposed
mechanism will also work well on NDP with conventional
DRAM devices [7, 12]. Processing cores in DDRx DIMMs
benefit from accessing data in the same DIMM, but the host
processor should utilize all DIMMs concurrently. Therefore,
our proposed mechanism can be very effective to provide
such an access localization solution without jeopardizing the
host processor’s performance.
8 Related Work
Processing in memory. Processing in memory was proposed
decades ago [14, 16, 19, 25, 29, 30, 31]. Recent advances
in 3D stacking technology have given a boost to NDP re-
search [4, 5, 6, 11, 18, 26, 28, 38, 39] to accelerate workloads
in various domains (e.g., large-scale graph processing work-
loads [4, 26], Map-Reduce workloads [33], and HPC appli-
cations [39]). Among these works, Hsieh et al. [18] (TOM)
addressed the issue of local and remote memory accesses in
a system with multiple NDP memory stacks. It performs run-
time profiling to learn best address mapping for data accessed
by offloading candidates, and distributes that data with the
discovered mapping. In contrast to our proposal, this work 1)
essentially delays and decelerates the regular kernel execution
because it tests all different address mappings (10 mappings,
sweeping from bit position 7 to bit position 16) for all the
data accessed by offloading candidates during the runtime
learning phase, 2) implicitly assumes a hardware mechanism
to distribute data with different mappings.
Increasing Memory-Level Parallelism. Zurawski et al. [41]
presented an address bit swapping scheme to increase memory-
level parallelism by reducing the row buffer conflicts in tradi-
tional DRAM systems, which is used in AlphaStation 600 5-
series workstations. Zhang et al. [40] proposed a permutation-
based page interleaving scheme in order to reduce row-buffer
conflicts and to exploit data access locality in the row-buffer.
Ghasempour et al. [13] proposed a hardware mechanism to
dynamically change the address mapping to increase bank-
level parallelism at the cost of a significant amount of page mi-
gration overhead. While our proposed mechanism also uses
address bit swapping scheme, it is different from these works
in two ways. First, our mechanism applies address mapping
scheme at a page granularity such that pages with different
address mappings co-exist in the same memory space. Our
mechanism is lightweight in a sense that it incurs negligi-
ble performance overhead and does not have any impact on
the cache coherence protocol or virtual address translation.
Second, our mechanism does not require large-scale page
migrations; only a few (e.g., four or eight, depending on
the number of memory stacks) pages are affected, since we
selectively use CGP at the page-group granularity.
Static-time Data Alignment. Static-time data allocation has
a long history of research. For example, HPF (High Perfor-
mance Fortran) provides compiler directives to specify data
alignment among processors [1]. Although our mechanism
shares the same philosophy with the HPF directives such
as block or cyclic, they are different in the sense that the
HPF directives are applied at virtual address space, whereas
it is done in the physical memory space in our mechanism
since the source of non-uniformity of memory access pat-
tern is caused when a virtual page is mapped to the physical
memory domain.
Multiple GPUs. Static-time data allocation has also been
researched in the context of multiple GPUs. A system with
multiple GPUs is more close to an MPI-based system, since
each GPU has its own memory and physical address space is
not interleaved across multiple GPU memories. In this sense,
several algorithms were proposed to automatically partition
data among multiple devices, e.g., multiple GPUs or CPUs
and GPUs [8, 15, 21, 22, 23, 24, 34]. In contrast, the focus
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of work work is to enable data partitioning among memory
stacks via selective use of coarse-grain interleaving (hardware
mechanism) and to enable co-location of computations with
the data they access (software mechanism).
9 Conclusion
We introduce CODA that realizes co-location of computa-
tion and data in a system with multiple near-data processing
(NDP) memory stacks. We make an observation that the key
for efficient use of NDP in improving performance and en-
ergy efficiency is to reduce remote data accesses. To this end,
we first propose a lightweight hardware mechanism that sup-
ports dual-mode address mapping at a page granularity. With
this, a page can either be spread across memory stacks (for
data shared by SMs in more than one memory stacks or data
primarily used by the host processor) or localized to a single
memory stack (for the data exclusively used by SMs in one
memory stack). Second, we propose a software/hardware co-
operative mechanism that (1) identifies exclusively accessed
pages based on the anticipated access pattern for each data
structure, and (2) steers computations to the memory where
data they access is located. To anticipate the access pattern
for each memory object, we utilize a combination of compile-
time analysis and profiler-assisted techniques. We use the
LLVM infrastructure and perform the symbolic analysis for
pattern detection. To co-locate computations and data, we
propose an affinity-based work scheduling algorithm. Our
extensive evaluations across a wide range of workloads show
that CODA improves performance by 31% and reduces 38%
remote data accesses over a baseline system that cannot ex-
ploit compute-data affinity characteristics.
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